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Introduction
The present CMS pixel Read Out Chip (ROC) was designed for operation at a bunch spacing of 25 ns and to be efficient up to the nominal instantaneous luminosity of 10 34 cm −2 s −1 and a hit rate up to 100 MHz/cm 2 . In 2015, after the Long Shutdown 1 (LS1), the center of mass energy of the collisions in the accelerator will be increased from 8 to 13 TeV, the bunch spacing will be reduced from 50 to 25 ns and the instantaneous luminosity may reach 1.5 × 10 34 cm −2 s −1 already by the end of 2015 and 2 × 10 34 cm −2 s −1 in 2019 after the LS2. The maximum expected hit rate for the modules in Layer 1 in such conditions will be as high as 600 MHz/cm 2 , at Layer 2 it will be 120 MHz/cm 2 , and less than 60 MHz/cm 2 at Layers 3 and 4. To this end, a new ROC has been designed to be used in the modules of Layers 2, 3 and 4 and another special ROC is being designed for the modules in Layer 1. A completely new pixel detector will be built [1] with a planned installation in CMS during the extended winter shutdown in 2016/17. The ROCs for the upgraded pixel detector are an evolution of the present architecture. They will be manufactured in the same 250 nm CMOS process. The core of the architecture is maintained, with enhancement in performance in three main areas: readout protocol, reduced data loss and enhanced analog performance. The main features of both new CMS pixel ROCs are presented below, together with measured performance of the ROC for Layers 2, 3 and 4 . 
Upgrade Pixel Detector
The current CMS pixel detector is composed of a 3-layer barrel system (BPIX) and an endcap system with two disks per side (FPIX). The upgrade detector will be built out of a four-layer barrel system and endcap system with three disks per side and will provide four hit coverage in the rapidity range up to |η| < 2.0 and three hit coverage up to |η| < 2.5. Figure 1 shows the current and the Phase 1 upgrade pixel detector layouts. The fourth barrel layer at a radius of 16 cm guarantees a safety margin in case the first silicon strip layer of the Tracker Inner Barrel (TIB) degrades more rapidly than expected, and provides redundancy in pattern recognition and in reducing fake rates with high pile-up. In order to reduce the material budget, the upgrade detector, support, and services are redesigned to be lighter than the present system. A new ultra-lightweight support with CO 2 cooling has been designed and much of the passive material, such as electronic boards and connections, will be relocated out of the tracking volume.
The upgrade BPIX system, composed of four layers placed at radii of 29, 68, 109 and 160 mm, will contain 1184 modules, requiring 65% more readout channels than the current system. The upgrade FPIX system, composed of six disks (3 on each side of the BPIX) with a radial coverage ranging from 45 to 161 mm will contain 672 modules of the same type as the BPIX modules, requiring 2.5 times more readout channel than the present system. The upgrade modules have a similar layout as the present BPIX modules and are composed of 16 readout chips in a 2 x 8 ROC arrangement. Figure 2 shows an exploded view of an upgrade pixel module for barrel Layers 2, 3 and 4 with the following components (from top to bottom): a signal and power cable, a High Density Interconnect (HDI) with both a module controller chip wire-bonded in the center and a Molex connector, a silicon sensor, a 2 x 8 ROC arrangement, and base strips for module mounting. The total number of pixels per module is 66560.
Upgrade Pixel Read Out Chip for Layers 2, 3 and 4
The upgrade digital ROC design for Layers 2, 3 and 4 is an evolution of the present analog ROC [2] . It is based on the same 250 nm CMOS technology. The core of the architecture remains mostly untouched. The ROC consists of three parts: 1) a pixel array of 80 rows and 52 columns; 2) 26 double column interfaces each of which contains time stamp and data buffers; and 3) a control interface block that hosts readout logic, DACs, I2C interface, voltage regulators, etc.
The main limitation of the present ROC that should be overcome, as indicated in Section 1, is the unacceptably high inefficiency at expected hit rates. The main data loss mechanism is the overflow of both data and time stamp buffers. Upon receiving a hit, a pixel sends the following to the double column periphery for storage in these buffers: the bunch crossing number, its own address and the pulse height. The Level 1 trigger latency in CMS is about 4 µs. During this time all hits should be stored in the double column periphery. With increased instantaneous luminosity the frequency of the overflow state of the buffers increases, therefore the loss of the hits that belong to triggered events also increases. In order to reduce this data loss mechanism, the number of memory cells has been increased from 32 to 80 in the data buffer and from 12 to 24 in the time stamp buffer. This change leads to almost complete reduction of inefficiency resulting from the data buffer overflow and to only 0.3% inefficiency resulting from the time stamp buffer overflow.
The second significant data loss mechanism is readout related deadtime. In the present pixel detector, after the Level 1 trigger arrives, to initiate the readout a token is sent consecutively through 16 ROCs in a module and through 26 double columns in each ROC. During the readout, ROCs do not accept any further hits. In order to reduce the readout deadtime, an additional data buffer has been implemented in the upgrade ROC design. Each triggered hit in the double column buffers is read out in this additional buffer as soon as a trigger arrives. This modification completely eliminates readout deadtime.
Another significant constraint on the design comes from the fact that the upgrade detector will contain a significantly larger number of modules, which will result in a substantial increase in the data rate. The other increase in the data rate will arise from the increase in the instantaneous luminosity. In order to guarantee a reliable higher data bandwidth, the readout logic has been changed to a digital readout at 160 Mb/s. Two new components on a ROC are implemented: an ADC and a PLL. An analog pulse height is digitized on the ROC periphery with an 8-bit ADC that runs at 80 MHz clock frequency. A PLL generates 80 MHz and 160 MHz from the 40 MHz LHC clock.
Among other modifications, a re-design of both the ROC power scheme and the charge discriminator is responsible for significantly less signal crosstalk and reduced timewalk. Both effects allow to reliably operate a ROC at lower thresholds. After 200÷250 fb −1 , due to radiation damage of the silicon sensor the amount of a collected charge per minimum ionizing particle decreases from 24 ke − down to 12 ke − [1] . Hence a possibility to operate ROCs at low threshold will increase the longevity of the detector.
The architecture and performance of the upgrade ROC for Layers 2, 3 and 4 are described in [3] and [4] in more detail.
Simulation of efficiency versus pixel hit rate
As mentioned in the Introduction, at the highest luminosity of the LHC Run 2, the particle hit rate in the second layer of the pixel barrel will reach 120 MHz/cm 2 . A realistic reproduction of such conditions outside of the LHC is extremely complicated. Therefore, a simulation was used to evaluate the behavior of a pixel module in these conditions. The simulation model was validated by applying it to a simulation of the efficiency of a single ROC exposed to a variable intensity X-ray beam and comparing it to corresponding measurements. It was then applied to simulate a full module exposed to particle flux with a "realistic" scenario for the cluster size distribution of the resulting hits.
The efficiency dependence of the ROC on the X-ray intensity was measured by sending a calibrate signal and then attempting to read it out. The ratio of the injected to the readout calibrate signals was the measure of the efficiency. The intensity of the X-rays was varied by changing the current of the X-ray tube. The high voltage for the X-ray tube was kept constant at 30 kV. The calibrate signal and a trigger were sent at a periodic rate of 30 kHz. Since the cluster size of the X-ray amounts to one pixel, the time stamp buffer was filled before the data buffer. This was remedied by decreasing the trigger latency (the time between injecting the calibrate signal and the ROC readout). The remaining inefficiency was due to the "pixel busy" and "column drain" mechanisms.
A simulation of the efficiency of the ROC in the realistic condition inside CMS has several differences in comparison with simulation of the efficiency of the ROC in the high rate X-ray beam. First, the average cluster of an X-ray hit has one pixel, while the cluster size of the particle flux has a statistical distribution with a mean value of 2.3 pixels per cluster. Second, in the X-ray setup the trigger was periodic, while the trigger in the real detector is random. Third, at the time when the measurements of the X-ray efficiency were performed, only a single ROC module was available, while for the realistic conditions the efficiency of a full 16 ROC module was simulated. Fourth, a random trigger with an average (not periodic) rate of 100 kHz was simulated, to reproduce the real CMS Level 1 trigger rate. Figure 3 shows the result of the simulation. In it several data loss mechanisms are plotted versus the pixel hit rate. The data loss mechanisms can be sub-divided into four main categories. First, when a double column is inactive the new hits in it are not accepted. A double column becomes inactive in the following cases: When it either waits for a token (Token Wait), or when it is in a Readout Mode, or when it waits for a reset (Reset Wait). Second, if a pixel is inactive, new hits are not accepted in that pixel (Pixel Busy). Third, if either a Time Stamp (TS) buffer or ColOR overflows, the newly arriving valid hits are assigned wrong time stamps (TS overflow and ColOR overflow). Fourth, a double column reset, either after the readout or when the data buffer is full, deletes all the data in both the double column periphery (Reset RO and Buffer overflow) and in the pixel array (Reset drain losses).
As can be seen from Figure 3 the three leading inefficiency mechanisms are reset after the readout (Reset RO), overflow of the ColOR buffer (ColOR overflow), and Pixel busy. The total inefficiency for a pixel module in Layer 2 of the barrel at the maximum luminosity for the LHC Run 2 is less than 2%. This is an acceptable condition for detector operation. 
Irradiation studies
Readout chips in the pixel detector will be heavily irradiated during the expected lifetime of the system. In order to understand changes in the electrical properties of the ROCs for Layers 2, 3 and 4, a few single chip modules (a sandwich of a single ROC and bump-bonded silicon sensor) have been exposed to different doses with 24 MeV protons in the irradiation facility of the Karlsruhe Institute for Technology. As it was described in the CMS TDR for the pixel detector upgrade [1] , during the running period up to LS3 the LHC is expected to deliver about 500 fb −1 .
For pixel modules in Layer 1 at z = 0 cm the estimated dose after 500 fb −1 is about 1.2 MGy. Due to aging of the silicon sensor, Layer 1 is planned to be substituted after the integrated luminosity of 250 fb −1 . In order to understand the aging process of the ROC, the single chip modules have been irradiated to two doses of 0.6 MGy and 1.2 MGy and have been thoroughly investigated. The most significant results are described below.
Analog and digital current
The analog and digital currents of a ROC are regulated via Digital-to-Analog Converters (DACs) called Vana (8 bits) and Vdig (4 bits). It is important to verify that the dynamic range of these DACs is sufficient to provide the needed current for a reliable ROC operation. The digital current, as expected, has a very small dependence on Vdig both before and after irradiation. The analog current has a slightly higher slope versus Vana after irradiation and for some samples shows a saturation at Vana = 200 DAC units. But the dynamic range of the Vana DAC is sufficient and the required current of 24 mA is achieved with Vana = 50÷80 DAC units.
Trimming: Vcal threshold and trim bits
Another important property of the ROC is the possibility to unify thresholds of individual pixels. The global threshold of a ROC is set by the VthrComp DAC, and the range of possible variations of the threshold for each pixel is defined by the Vtrim DAC. Each pixel has a mechanism called trim bit (4 bits register) that allows to tune the threshold per pixel. The pixel threshold can be measured by sending an internal calibrate signal Vcal to the input of an individual pixel unit cell, emulating a charge deposited in a silicon sensor pixel. If the deposited charge is higher than the threshold, it will be readout. The probability of the charge being readout is distributed via an S-curve function, with the threshold determined by its middle point.
It has been shown that the dynamic range of both DACs is sufficient and that the threshold of all pixels in a ROC can be unified to the same value of Vcal = 40 DAC units (that corresponds to the threshold of about 2000 e − for an unirradiated ROC). The pixel threshold spread in a ROC before irradiation is about 100 e − . After irradiation the spread in the Vcal DAC units increases after 0.6 MGy by 30% and stays unchanged after 1.2 MGy. This increase of the threshold spread is acceptable for detector operation.
Noise
The noise of individual pixels was measured before and after irradiation in Vcal DAC units. The internal calibrate signal Vcal was calibrated in numbers of electrons using X-ray K-alpha lines of several elements for unirradiated single chip modules and results in 50 e − per 1 Vcal DAC unit. If one applies the above calibration coefficient to an irradiated ROC then the noise measured is the following: before irradiation the noise is 144±5 e − , after 0.6 MGy the noise is 106±6 e − and after 1.2 MGy the noise is 114±8 e − . This decrease is not completely understood but could be partially explained by the fact that the sensitivity of the Vcal DAC decreases by 10 to 20% after irradiation, which means that the conversion factor of the Vcal DAC unit to electrons must increase accordingly by the same factor. It is not a full explanation since the decrease from 144 e − to 106 − is about 30%, not 10 to 20%.
Single pixel hit efficiency
The single pixel hit efficiency under high hit rate is a crucial feature of a ROC. As mentioned above, pixel modules at Layer 2 will be operated at a hit rate of 120 MHz/cm 2 . The efficiency measurement was performed with the help of X-rays, in exactly the same manner as described in Section 4. Every pixel was tested with an internal Vcal calibrate signal in the following way: A certain number of internal calibrate signals (N) were sent to a pixel and a number of readouts (Nr) were counted. Thus the pixel efficiency is the ratio of Nr/N. Figure 4 shows that before and after irradiation the single pixel hit efficiency remains almost the same independent of radiation dose, up to a target rate of 120 MHz/cm 2 and the value of the efficiency remains above 98.5%, which is even better than expected.
Layer 1 ROC
The expected hit rate of Layer 1 modules could range from 400 up to 600 MHz/cm 2 depending on the method used to estimate the charged particle flux. Therefore, a special ROC is being designed based on the ROC for Layers 2, 3 and 4, to cope with such a high hit rate. There are three main data loss mechanisms that define the total inefficiency of the ROC for Layers 2, 3 and 4 at 600 MHz/cm 2 : "ColOR overflow", "Pixel busy" and reset after the readout "reset RO". Figure 4: Single pixel hit efficiency measured before and after irradiation. Three sets of single chip modules were used, one set was unirradiated (green markers), one set received a dose of 60 Mrad (orange markers) and one set received a dose of 120 Mrad (red markers). The target rate for the ROC under investigation is about 120 MHz/cm 2 and the efficiency at that rate is above 98.5% for all tested modules.
the dominant one and could reach 30%. The two other mechanisms combined contribute at a level of 4% to 5%. The double column logic is being modified by implementing a new Dynamic Cluster Column Drain architecture. Clusters of 2×2 pixels are searched for in a double column and when found, data from the 2×2 clusters is transferred to the double column buffers in a single column drain rather than using multiple column drains for individual pixels within the clusters. Since an average cluster size inside a double column is 2 and the mean number of clusters per double column is 1.2 at 600 MHz/cm 2 , a gain of 2.4 in speed is achieved.
The improved column drain significantly reduces pixel hit inefficiency. Since the cluster address stored in the pixel cells is 3 bits wide, this allows for one running and seven pending column drains, as compared to the double column drain mechanism of the present ROC, in which only two pending column drains are possible. As a result, the dominant inefficiency (ColOR overflow) is completely eliminated. A second benefit is that the inefficiency due to the pixel dead time reduces to 0.9% as a result of the faster column drain speed.
The remaining significant data loss mechanism stems from the double column reset after the readout, which erases all the data history. Since the timestamp and data buffers are circular buffers, to prevent overwriting of valid data, the double columns are frozen after they have received trigger verified hits. The reset is needed to resynchronize the buffers after the data is readout. The buffer logic for the ROC for Layer 1 is being modified such that valid hits are checked out (relocated) from the circular buffer and hence are protected from overwriting, while the double column remains active. Due to this improvement, a reduction of inefficiency resulting from this data loss mechanism by a factor of five was achieved. This should be validated by measurements as soon as the ROC for Layer 1 is produced.
The ROC size, pads and data format for Layer 1 remains almost the same as those for the ROCs for Layers 2, 3 and 4. Power consumption will be the same or lower than in the ROCs for Layers 2, 3 and 4. The first submission for the ROC for Layer 1 is expected for Spring 2015.
Conclusion
The upgrade detector as well as the design and properties of the upgrade ROC for Layers 2, 3 and 4 were presented. The most significant results of measurements of the electrical properties of the ROC before and after irradiation up to the maximum expected dose of 1.2 MGy were introduced and discussed. Through these results it was shown that both before and after irradiation the ROC will remain fully operational. The efficiency of the ROC under realistic CMS conditions is expected to be above 98% up to the maximum expected hit rate of 120 MHz/cm 2 and this efficiency will be maintained after the irradiation. The working points for the analog and digital current can be comfortably reached before and after irradiation. The ROC thresholds can be trimmed before and after irradiation and the individual pixel noise changes insignificantly after irradiation.
The changes in the design of the ROC for Layer 1 with respect to the ROC for Layers 2, 3 and 4 were introduced. It was shown that with the implementation of the Dynamic Cluster Column Drain architecture and with improvement in the buffer logic the overall inefficiency will be reduced by a factor of approximately 5 with respect to the ROC for Layers 2, 3 and 4.
